SN74LVCC3245A OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS


SCAS585F - NOVEMBER 1996 - REVISED AUGUST 1998

- **EPIC™** (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) **Packages**

description

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track V_{CCB}, which accepts voltages from 3 V to 5.5 V, and the A port is designed to track V_{CCA}, which operates at 2.3 V to 3.6 V. This allows for translation from a 3.3-V to a 5-V system environment and vice versa, or from a 2.5-V to a 3.3-V system environment and vice versa.

DB, DW, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

The SN74LVCC3245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated.

The SN74LVCC3245A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS		OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated



SCAS585F - NOVEMBER 1996 - REVISED AUGUST 1998

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CCA} and V_{CCB}	. $-0.5 \text{ V to V}_{CCA} + 0.5 \text{ V}$
All B port (see Note 1)	. $-0.5 \text{ V to V}_{CCB} + 0.5 \text{ V}$
Except I/O ports (see Note 2)	$-0.5 \text{ V to V}_{CCA} + 0.5 \text{ V}$
Output voltage range, V _O (see Note 1): All A port	
All B port	. $-0.5 \text{ V to V}_{CCB} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through V _{CCA} , V _{CCB} , or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	
DW package	81°C/W
PW package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 6 V maximum.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74LVCC3245A OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585F - NOVEMBER 1996 - REVISED AUGUST 1998

recommended operating conditions (see Note 4)

			VCCA	V _{CCB}	MIN	NOM	MAX	UNIT
VCCA	Supply voltage			2.3	3.3	3.6	V	
VCCB	Supply voltage			3	5	5.5	V	
V	High-level input voltage		2.3 V	3 V	1.7			V
		V < 0.4 V > V = 0.4 V	, 2.7 V	3 V	2			
VIHA		$V_{OB} \le 0.1 \text{ V}, V_{OB} \ge V_{CCB} - 0.1 \text{ V}$	3 V	3.6 V	2			
			3.6 V	5.5 V	2			
	High-level input voltage		2.3 V	3 V	2			
\/		Va. < 0.1 V Va. > Va. : 0.1 V	, 2.7 V	3 V	2			
VIHB		$V_{OA} \le 0.1 \text{ V}, V_{OA} \ge V_{CCA} - 0.1 \text{ V}$	3 V	3.6 V	2			V
			3.6 V	5.5 V	3.85			
			2.3 V	3 V			0.7	
	Laurianal innuturaltana	V 204V V 5V 04V	, 2.7 V	3 V			0.8	٧
VILA	Low-level input voltage	$V_{OB} \le 0.1 \text{ V}, V_{OB} \ge V_{CCB} - 0.1 \text{ V}$	3 V	3.6 V			0.8	
			3.6 V	5.5 V			0.8	
.,	Low-level input voltage		2.3 V	3 V			0.8	V
			, 2.7 V	3 V			0.8	
VILB		$V_{OA} \le 0.1 \text{ V}, V_{OA} \ge V_{CCA} - 0.1 \text{ V}$	3 V	3.6 V			0.8	
			3.6 V	5.5 V			1.65	
VIA	Input voltage	-			0		VCCA	V
V _{IB}	Input voltage				0		VCCB	V
VOA	Output voltage				0		VCCA	V
V _{OB}	Output voltage			0		V _{CCB}	V	
	High-level output current			3 V			-8	mA
IOHA				3 V			-12	
							-24	
				3.3 V			-12	
ІОНВ	High-level output current			3.3 V			-12	mA
		3.3 V	3 V			-24	1	
				3 V			8	
IOLA	Low-level output current	_ow-level output current					12	mA
		3.3 V	3 V			24	1	
	Low-level output current			3.3 V			12	mA
IOLB				3.3 V			12	
				3 V			24	
Δt/Δν	Input transition rise or fall rate			0		10	ns/V	
TA	Operating free-air temperature			-40		85	°C	

NOTE 4: All unused inputs of the device must be held at the associated V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVCC3245A OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585F - NOVEMBER 1996 - REVISED AUGUST 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		VCCB	MIN	TYP	MAX	UNIT			
Vона		I _{OH} = -100 μA		3 V	2.9	3					
		I _{OH} = -8 mA	2.3 V	3 V	2						
		lou = 12 m/		3 V	2.2	2.5		V			
		I _{OH} = -12 mA	3 V	3 V	2.4	2.8		V			
		lou = 24 mA		3 V	2.2	2.6					
		I _{OH} = −24 mA	2.7 V	4.5 V	2	2.3					
		I _{OH} = -100 μA	3 V	3 V	2.9	3					
		I _{OH} = -12 mA		3 V	2.4						
Vонв				3 V	2.4	2.8		V			
		Jan. 24 mA	3 V	3 V	2.2	2.6					
		I _{OH} = -24 mA		4.5 V	3.2	4.2					
		I _{OL} = 100 μA	3 V	3 V			0.1				
		I _{OL} = 8 mA	2.3 V	3 V			0.6				
VOLA		I _{OL} = 12 mA	2.7 V	3 V		0.1	0.5	V			
		I 24 mA	3 V	3 V		0.2	0.5				
		I _{OL} = 24 mA	2.7 V	4.5 V		0.2	0.5				
		I _{OL} = 100 μA	3 V	3 V			0.1	$\overline{}$			
1/2.2		I _{OL} = 12 mA 2.3 V 3 V					0.4				
VOLB		L		3 V		0.2	0.5	V			
		I _{OL} = 24 mA		4.5 V		0.2	0.5				
1.	Control inputs	V _I = V _{CCA} or GND	3.6 V	3.6 V		±0.1	±1	μА			
l ₁	Control inputs		3.0 V	5.5 V		±0.1	±1				
loz†	A or B ports	$V_O = V_{CCA/B}$ or GND, $V_I = V_{IL}$ or V_{IH}		3.6 V		±0.5	±5	μΑ			
		A port = V_{CCA} or GND, $I_{O} = 0$		Open		5	50				
ICCA	B to A		3.6 V	3.6 V		5	50	μΑ			
		B port = V_{CCB} or GND, $I_{O} = 0$		5.5 V		5	50				
	A += D	A V	261/	3.6 V		5	50	^			
ICCB	A to B	A port = V_{CCA} or GND, $I_O = 0$	3.6 V	5.5 V		8	80	μΑ			
	A port	V_L = V _{CCA} – 0.6 V, Other inputs at V _{CCA} or GND, OE at GND and DIR at V _{CCA}	3.6 V	3.6 V		0.35	0.5				
∆ICCA [‡]	ŌĒ	$V_I = V_{CCA} - 0.6 \text{ V}$, Other inputs at V_{CCA} or GND, DIR at V_{CCA}		3.6 V		0.35	0.5	mA			
DIR		$V_L = V_{CCA} - 0.6 \text{ V}$, Other inputs at V_{CCA} or GND, OE at GND	3.6 V	3.6 V		0.35	0.5	5			
∆lccb [‡]	B port	V _L = V _{CCB} – 2.1 V, Other inputs at V _{CCB} or GND, OE at GND and DIR at GND		5.5 V		1	1.5	mA			
Ci	Control inputs	V _I = V _{CCA} or GND		Open		4		pF			
C _{io}	A or B ports	V _O = V _{CCA/B} or GND	3.3 V	5 V		18.5		pF			
	A to B	Outputs enabled	3.3 V	5 V		38					
C _{pd}	B to A	Outputs enabled	3.3 V	5 V		36.5		pF			
Blox		'									

[†] For I/O ports, the parameter IOZ includes the input leakage current.



[‡] This is the increase in supply current for each input that is at one of the specified voltage levels rather than 0 V or the associated V_{CC}.


SN74LVCC3245A OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585F - NOVEMBER 1996 - REVISED AUGUST 1998

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CCA} = 2.5 V \pm 0.2 V, V _{CCB} = 3.3 V \pm 0.3 V		V_{CCA} = 2.7 V TO 3.6 V, V_{CCB} = 5 V \pm 0.5 V		V_{CCA} = 2.7 V TO 3.6 V, V_{CCB} = 3.3 V \pm 0.3 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	MAX			
^t PHL	Δ	В	1	9.4	1	6	1	7.1	ns		
^t PLH	А		1	9.1	1	5.3	1	7.2			
^t PHL	В	А	1	11.2	1	5.8	1	6.4	ns		
t _{PLH}		A	1	9.9	1	7	1	7.6	115		
tPZL	ŌĒ	А	1	14.5	1	9.2	1	9.7			
^t PZH	OE	A	1	12.9	1	9.5	1	9.5	ns		
t _{PZL}		В	1	13	1	8.1	1	9.2	ns		
^t PZH	ŌĒ	Ь	1	12.8	1	8.4	1	9.9	115		
^t PLZ	ŌĒ	А	1	7.1	1	5.5	1	6.6	ns		
^t PHZ		l A	1	6.9	1	7.8	1	6.9	115		
tPLZ			ŌĒ	В	1	8.8	1	7.3	1	7.5	no
^t PHZ	OE		1	8.9	1	7	1	7.9	ns		

SCAS585F - NOVEMBER 1996 - REVISED AUGUST 1998

PARAMETER MEASUREMENT INFORMATION FOR A PORT V_{CCA} = 2.5 V \pm 0.2 V AND V_{CCB} = 3.3 V \pm 0.3 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzl and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION FOR B PORT V_{CCA} = 2.5 V \pm 0.2 V AND V_{CCB} = 3.3 V \pm 0.3 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

SCAS585F - NOVEMBER 1996 - REVISED AUGUST 1998

PARAMETER MEASUREMENT INFORMATION FOR B PORT $V_{CCA} = 3.6 \text{ V AND } V_{CCB} = 5.5 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION FOR A AND B PORT V_{CCA} AND $V_{CCB} = 3.6 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 4. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated